<?xml version="1.0" encoding="UTF-8"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
<channel>
  <title>e-sygoing.link — ASIC PLD FPGA Digital Logic Design</title>
  <link>https://e-sygoing.link</link>
  <description>Latest links in the ASIC PLD FPGA Digital Logic Design category</description>
  <language>en-us</language>
  <lastBuildDate>Tue, 09 Jun 2026 18:36:01 -0400</lastBuildDate>
  <atom:link href="https://e-sygoing.link/rss.php?type=new&amp;cid=95404"
             rel="self" type="application/rss+xml"/>
    <item>
    <title>Icarus Verilog Interactive</title>
    <link>https://e-sygoing.link/link/5762893-icarus-verilog-interactive</link>
    <description>An Open Source interactive simulator frontend for Verilog and VHDL circuit simulation.</description>
    <pubDate>Mon, 01 Dec 2025 11:47:33 -0500</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5762893</guid>
  </item>
    <item>
    <title>About Real Intent</title>
    <link>https://e-sygoing.link/link/5762887-about-real-intent</link>
    <description>Breakthrough in logic verification.  Funded by very experienced people from EDA</description>
    <pubDate>Sat, 28 Jun 2025 11:00:19 -0400</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5762887</guid>
  </item>
    <item>
    <title>CG-CoreEl</title>
    <link>https://e-sygoing.link/link/5762891-cg-coreel</link>
    <description>Offers design services in the area of FPGA design, Embedded Design, PCB Design and ASIC design.</description>
    <pubDate>Fri, 18 Apr 2025 04:56:12 -0400</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5762891</guid>
  </item>
    <item>
    <title>Atrenta, Inc.</title>
    <link>https://e-sygoing.link/link/5762892-atrenta-inc</link>
    <description>The Spyglass suite of tools uses predictive analysis technique that performs  structural analysis on Verilog and VHDL RTL to detect  design problems in SoCs and ASICs.</description>
    <pubDate>Tue, 17 Dec 2024 22:35:25 -0500</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5762892</guid>
  </item>
    <item>
    <title>TransEDA</title>
    <link>https://e-sygoing.link/link/5762888-transeda</link>
    <description>Developers of innovative design verification and coverage software.</description>
    <pubDate>Thu, 24 Oct 2024 05:48:42 -0400</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5762888</guid>
  </item>
    <item>
    <title>Forte Design Systems</title>
    <link>https://e-sygoing.link/link/5762890-forte-design-systems</link>
    <description>Develops software which aids your ASIC flow from design through verification.</description>
    <pubDate>Mon, 14 Oct 2024 20:54:46 -0400</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5762890</guid>
  </item>
  </channel>
</rss>
