<?xml version="1.0" encoding="UTF-8"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
<channel>
  <title>e-sygoing.link — Verilog and VHDL Tools</title>
  <link>https://e-sygoing.link</link>
  <description>Latest links in the Verilog and VHDL Tools category</description>
  <language>en-us</language>
  <lastBuildDate>Mon, 25 May 2026 02:51:34 -0400</lastBuildDate>
  <atom:link href="https://e-sygoing.link/rss.php?type=new&amp;cid=52988"
             rel="self" type="application/rss+xml"/>
    <item>
    <title>Freeware Verilog &amp; VHDL</title>
    <link>https://e-sygoing.link/link/5219302-freeware-verilog-vhdl</link>
    <description>This is the home page for a Freeware Verilog,VHDL and Analog Mixed Signal project (a.k.a. the V-2000 project, still in its infancy).</description>
    <pubDate>Tue, 06 Jan 2026 16:02:26 -0500</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5219302</guid>
  </item>
    <item>
    <title>eXsultation</title>
    <link>https://e-sygoing.link/link/5219311-exsultation</link>
    <description>Specialize in full turn-key, customer facility training programs in VHDL, Verilog,C++ modeling, formal verification, and FPGA design.</description>
    <pubDate>Wed, 31 Dec 2025 16:06:04 -0500</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5219311</guid>
  </item>
    <item>
    <title>Synplicity</title>
    <link>https://e-sygoing.link/link/5219307-synplicity</link>
    <description>Logic synthesis and verification products for  FPGA and ASIC designers.</description>
    <pubDate>Sun, 19 Oct 2025 23:57:45 -0400</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5219307</guid>
  </item>
    <item>
    <title>Sutherland HDL, Inc.</title>
    <link>https://e-sygoing.link/link/5219305-sutherland-hdl-inc</link>
    <description>Provides Verilog HDL and Verilog PLI training workshops and consulting services.</description>
    <pubDate>Wed, 24 Sep 2025 20:06:33 -0400</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5219305</guid>
  </item>
    <item>
    <title>SynaptiCAD</title>
    <link>https://e-sygoing.link/link/5219310-synapticad</link>
    <description>Provides Verilog, VHDL, TDML, logic analyzer, pattern generator, and SPICE  tools.</description>
    <pubDate>Sun, 21 Sep 2025 04:50:30 -0400</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5219310</guid>
  </item>
    <item>
    <title>Exemplar Logic, Inc.</title>
    <link>https://e-sygoing.link/link/5219299-exemplar-logic-inc</link>
    <description>Provides LeonardoSpectrum which is a CPLD, FPGA and desktop ASIC synthesis solution.</description>
    <pubDate>Sun, 24 Aug 2025 05:52:37 -0400</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5219299</guid>
  </item>
    <item>
    <title>CAST, Inc.</title>
    <link>https://e-sygoing.link/link/5219298-cast-inc</link>
    <description>Provides a broad line of general purpose IP cores for electronic design (also called silicon intellectual property, SIP, or virtual components, VCs).  Includes processors, bus and network interfaces, multimedia and encryption functions, serial communications, and peripheral controllers.</description>
    <pubDate>Tue, 12 Aug 2025 23:01:38 -0400</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5219298</guid>
  </item>
    <item>
    <title>Aldec</title>
    <link>https://e-sygoing.link/link/5219297-aldec</link>
    <description>HDL design entry and simulation software for programmable logic designers.</description>
    <pubDate>Fri, 14 Feb 2025 14:50:59 -0500</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5219297</guid>
  </item>
    <item>
    <title>Calyptech Design Services</title>
    <link>https://e-sygoing.link/link/5219319-calyptech-design-services</link>
    <description>Offers ASIC and FPGA design and verification services, drivers and tools. Includes product and service overview and PDF detailed product specifications available.</description>
    <pubDate>Fri, 20 Sep 2024 12:10:55 -0400</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5219319</guid>
  </item>
    <item>
    <title>Saros</title>
    <link>https://e-sygoing.link/link/5219304-saros</link>
    <description>Offering a full suite of VHDL and Verilog design tools, from design-entry, simulation and synthesis to verification and training.</description>
    <pubDate>Wed, 04 Sep 2024 21:29:21 -0400</pubDate>
    <guid isPermaLink="false">https://e-sygoing.link/go/5219304</guid>
  </item>
  </channel>
</rss>
