Sheldon B. Akers VLSI Testing Laboratory
testlab.ics.uci.eduPartial scan/BIST insertion, testable core synthesis, FPGA testing, and software testing techniques for hardware validation.
Rate This Site
Embed Badge
Place this code on your website to show you're listed here.